Apalis Evaluation Board Data Sheet Now Avaliable

sexta-feira, 22 de fevereiro de 2013
Icon for Apalis
Icon for Apalis

The data sheet for the Apalis Evaluation Board is now available.

The Apalis Evaluation Board is a flexible development environment with which you can explore and evaluate the functionality and performance of the Apalis product family. Apalis interfaces can be easily accessed by means of physical connectors and standard pitch headers. The breakout area allows for convenient probing of the large number of Apalis interfaces as well as easy breaking and jumpering of signals.

The Apalis Evaluation Board PCB is comprised of four layers, of which only one is used for high speed signal routing. This demonstrates how the Direct Breakout technology makes it incredibly easy to implement leading edge interfaces with minimal risk and effort. CAE data for the board, including schematics, layout and IPC-7351 compliant component libraries, are freely downloadable from our developer website.

It can be downloaded from: https://docs.toradex.cn/101028-apalis-evaluation-board-datasheet.pdf.


Notícias recentes

terça-feira, 20 de fevereiro de 2024

Press Release:

Join Toradex at Japan IT Week Spring 2024
segunda-feira, 29 de janeiro de 2024

New Release:

Torizon OS 6.5.0 Quarterly Release
segunda-feira, 29 de janeiro de 2024

New Release:

Toradex BSP Layers and Reference Images for Yocto Project 6.5.0 Quarterly Release
Have a Question?